


JAN 21 2005

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. IMPJ-0004		Serial No.: 10/681,577		
Information Disclosure Statement by Applicant				Applicant: Christopher J. Diorio et al.				
(Use several sheets if necessary)				Filed: October 7, 2003 Group: 2816				
U.S. Patent Documents								
Init.		Document No.	Date	Name	Class	Subclass	Filing Date	
HN	A	2002/0089440	7/11/2002	Kranz et al.	927	112		
	B	3,958,236	5/18/1976	Kelly	341	128		
	C	4,163,947	8/7/1979	Weedon	327	341		
	D	4,914,440	4/3/1990	Ramet	341	140		
	E	5,029,063	7/2/1991	Lingstaedt	363	60		
	F	5,099,156	3/24/1992	Delbruck	327	63		
	G	5,243,347	9/7/1993	Jackson et al.	341	144		
	H	5,332,997	7/26/1994	Dingwall et al.	341	150		
	I	5,376,935	12/27/1994	Seligson	341	136		
	J	5,553,030	9/3/1996	Tedrow et al.	365	226		
	K	5,608,400	3/4/1997	Pellon	341	143		
	L	5,666,118	9/9/1997	Gersbach	341	120		
	M	5,710,563	1/20/1998	Vu et al.	341	161		
	N	5,790,060	8/4/1998	Tesch	341	119		
	O	5,825,317	10/20/1998	Anderson et al.	341	120		
Foreign Documents								
Init.		Document No.	Date	Country	Class	Subclass	Translation	
							Yes	No
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)								
HN	P	Bastos, et al., "A 12-bit Intrinsic Accuracy High-Speed CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 33, No. 12, December 1998, pp. 1959-1969.						
	Q	Bugeja, et al., "A Self-Trimming 14-b 100-MS/s CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 35, No. 12, December 2000, pp. 1841-1852.						
	R	Bugeja, et al., "A 14-b, 100-MS/s CMOS DAC Designed for Spectral Performance", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1719-1732.						
	S	Diorio, et al., "A High-Resolution Non-Volatile Analog Memory Cell", IEEE, 1995, pp. 2233-2236.						
	T	Diorio, "A p-Channel MOS Synapse Transistor with Self-Convergent Memory Writes", IEEE Transaction On Electron Devices, Vol. 47, No. 2, pp. 464-472, February 2000.						
	U	SGS-Thomson Microelectronics, "An Overview of the Serial Digital Interface", 1994, pp. 1-28.						
Examiner					Date Considered			
HAI L. NGUYEN					9/6/03/2005			
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.								



Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. IMPJ-0004		Serial No.: 10/681,577		
Information Disclosure Statement by Applicant				Applicant: Christopher J. Diorio et al.				
(Use several sheets if necessary)				Filed: October 7, 2003 Group: 2816				
U.S. Patent Documents								
Init.		Document No.	Date	Name	Class	Subclass	Filing Date	
<i>HLN</i>	V	5,841,384	11/24/1998	Herman et al.	<i>341</i>	<i>138</i>		
	W	5,870,044	2/9/1999	Dell'ova et al.	<i>341</i>	<i>120</i>		
	X	5,870,048	2/9/1999	Kuo et al.	<i>341</i>	<i>143</i>		
	Y	5,914,894	6/22/1999	Diorio et al.	<i>365</i>	<i>185.03</i>		
	Z	5,917,440	6/29/1999	Khoury	<i>341</i>	<i>143</i>		
	AA	5,952,946	9/14/1999	Kramer et al.	<i>341</i>	<i>136</i>		
	AB	5,955,980	9/21/1999	Hanna	<i>341</i>	<i>120</i>		
	AC	5,982,313	11/9/1999	Brooks et al.	<i>341</i>	<i>143</i>		
	AD	5,982,315	11/9/1999	Bazarjani et al.	<i>341</i>	<i>143</i>		
	AE	6,118,398	9/12/2000	Fisher et al.	<i>341</i>	<i>148</i>		
	AF	6,130,632	10/10/2000	Opris	<i>341</i>	<i>120</i>		
	AG	6,137,431	10/24/2000	Lee et al.	<i>341</i>	<i>161</i>		
	AH	6,169,503	1/2/2001	Wong	<i>341</i>	<i>136</i>		
	AI	6,172,631	1/9/2001	Tsai et al.	<i>341</i>	<i>143</i>		
	AJ	6,191,715	2/20/2001	Fowers	<i>341</i>	<i>120</i>		
	AK	6,266,362	7/24/2001	Tuttle et al.	<i>375</i>	<i>141</i>		
Foreign Documents								
Init.		Document No.	Date	Country	Class	Subclass	Yes	No
Other Documents (Including Author, Title, Date, Pertinent Pages, etc.)								
<i>HLN</i>	AL	Tille, et al., "A 1.8-V MOSFET-Only $\Sigma \Delta$ Modulator Using Substrate Biased Depletion-Mode MOS Capacitors in Series Compensation", IEEE, Journal of Solid-State Circuits, Vol. 36, No. 7, July 2001, pp. 1041-1046.						
<i>HLN</i>	AM	Tsividis, et al., "Continuous-Time MOSFET-C Filters in VLSI", IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 2, February 1986, pp. 125-140.						
<i>HLN</i>	AN	Van der Plas, et al., "A 14-bit Intrinsic Accuracy Q^2 Random Walk CMOS DAC", IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pp. 1708-1718.						
<i>HLN</i>	AO	Vittoz, "Dynamic Analog Techniques", Design of MOS VLSI Circuits for Telecommunications, 1985, pp. 145-170.						
<i>HLN</i>	AP	Vittoz, "Dynamic Analog Techniques", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 4, 1994, pp. 97-124.						
<i>HLN</i>	AQ	Vittoz, "Continuous-Time Filters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 6, 1994, pp. 177-211.						
Examiner <i>HAI L. NGUYEN</i>					Date Considered <i>6/09/2005</i>			
Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.								

Atty. Docket No.
IMPJ-0004

Serial No.:
10/681,577

Applicant: Christopher J. Diorio et al.

Filed: October 7, 2003 Group: 2816

[illegible][illegible]

<i>Ken</i>	AZ	Vittoz, "Analog-Digital Conversion Techniques for Telecommunications Applications", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 9, 1994, pp. 289-315.
<i>Ken</i>	BA	Vittoz, "Delta-Sigma Data Converters", Design of Analog-Digital VLSI Circuits for Telecommunications and Signal Processing, Chapter 10, 1994, pp. 317-339.

HAI L. NOYER

06/04/2005

Examiner: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include a copy of this form with the next communication to applicant.